



 **ADI** *FTC*


COLLABORATE • CREATE • ACCELERATE

Just enough Software and HDL for High Speed designs

Michael Hennerich

Mihai Bancisor

Typical Customer Design Flow



PlutoSDR/JupiterSDR




Evaluation board FMC + FPGA Carrier of choice






Full Custom design using same HDL/SW/Infrastructure



Software in the Design-in Journey






* Software Model is optional



Single cohesive software solution - meeting customers in their ecosystem or at their tools of choice

- ❑ **Product Evaluation**
 - ❑ Using Hardware & Software Components to confirm that the Converter meets the Application needs
 - ❑ Time is (very roughly) proportional to complexity and how application specific it needs to be

Algorithmic Development, Modeling, Prototyping



Single cohesive software solution - meeting customers in their ecosystem or at their tools of choice

- ❑ **Product Prototyping**
 - ❑ Plug 'n' Play hardware and software, see the key features/performance of the part
 - ❑ Configure, Capture signals or Generate waveforms in 10-15 minutes

Building Blocks for development and new revenue streams

Hardware Development

Evaluation/Prototyping


Open Market Development platforms
(Off the shelf carrier boards)



FMC Compatible Dev platforms



ADI Evaluation boards
(Daughter Boards)



Variety of FMC Compatible Boards
MxFE, Navassa, Talise, Catalina, Madura

Open Source & Bare Metal
Device level Drivers



ADI-KUIPER-LINUX
LINUX DEVICE DRIVERS FOR ADI PERIPHERALS

ADI-JESD204
ADI JESD204 INTERFACE FRAMEWORK

**Matlab
Toolbox Support**

ADI LibIIO

ADI IIO-Scope

PyADI-JIF
JESD204 FRAMEWORK CONFIGURATOR



PyADI-IIO
PYTHON FOR ADI INDUSTRIAL I/O DEVICES



SW, Infrastructure & Tools

Options for different RF Applications


Channel Bandwidth
40MHz 70MHz 200MHz 2GHz



| | | |
|--|---|--|
| LVDS/CMOS 61.44MSPS 2 Channel | JESD204B 491MSPS 2 Channel | JESD204B/C 126SPS/4GSPS 4 Channel |
|--|---|--|

Channel Sampling Speed

Common Architecture Makes It Easy to Transition Between Platforms



- ▶ Shares same software/HDL/hardware stack
 - Makes it easy to move from one to the other
 - Differentiated on form factor, number of channels, connectivity, expandability, FPGA resources, CPU resources
- ▶ Start with ADALM-PLUTO
 - Stream to MATLAB®, Simulink®, or GNU Radio via USB
 - Take data in the field
 - Validate your communication, radar, or SIGINT algorithms in MATLAB, Simulink, or GNU Radio
 - Start moving to embedded signal processing
 - Transition to production-ready SOM
 - Use custom chip-down design
- ▶ Same tools, same libraries, same HDL
 - Vivado, MATLAB, IIO work the same on all platforms
 - Common HDL at github.com/analogdevicesinc/hdl
 - Common Linux® kernel at github.com/analogdevicesinc/linux

"I need to **configure, capture** and **analyze** data
as **quickly and simply** as possible."
- Analog Engineer

Analysis | Control | Evaluation

- ❖ (ACE) Software
- ❖ IIO Oscilloscope
- ❖ Scopy
- ❖ qIQ Receiver

ACE ADGenericIO Board Plugin

The screenshot displays the ACE software interface with several windows open, illustrating the workflow for using the ADGenericIO Board Plugin:


- Attached Hardware:** Shows a list of hardware components, including the ADGenericIO Board (Version 1.2023.36200).
- Generic IIO Board:** A dialog box with the message "None Detected" and instructions: "1. Search For Devices", "2. Select device", and "3. Get IIO Information".
- System Explorer:** Shows a tree view of the system hierarchy, including Subsystem_2, ADIOController Board Generic, ADGenericIO, and ADGenericIO_1.
- INITIAL CONFIGURATION:** A window for configuring the device cf-ad9361-lpc, including channel voltage attributes and debug attributes.
- RESULTS:** A window displaying analysis results for the current data set, including sample frequency, noise, SNR, and various harmonics.
- Analysis Plot:** A graph showing Amplitude (dB) vs Frequency (MHz) for the AveragingFFT analysis, with two traces labeled voltage0 and voltage1.

A large red banner with the text "BETA Version" is overlaid on the bottom right of the interface.

- ▶ Capture and display data
 - Time domain (with trigger support)
 - Frequency domain
 - Constellation plot
 - Markers
 - Math operations
- ▶ Device configuration
- ▶ Plug-in system allow to create device or complex specialized GUI
- ▶ Should support **any** IIO device
- ▶ Cross platform




Analog Devices Inc. Industrial I/O Oscilloscope
HEAD-g938d5a0
[Homepage](#)
Copyright Analog Devices, 2012-2022




► DMM Plugin

- The Digital Multimeter continuously displays device specific data once the start button is activated




► Debug Tab/Plugin

- Tool for device debugging and control
- Read Write device/channel attributes and low-level registers




▶ FPGA Settings


- The plugin provides several options on how the transmitted data is generated
- Two tone **Direct Digital Synthesizer (DDS)** to transmit a bi-tonal signal on channels I and Q of the DAC. Or it is possible to use the **Direct Memory Access (DMA)** facility to transmit custom data that you have stored in a file.






▶ High Level Device Control



- ▶ **iio_info** : Information about all IIO devices, backends and context attributes
 - `iio_info -s`
 - `iio_info -u ip:192.168.2.1`
- ▶ **iio_attr** : Read and write IIO attributes
 - `iio_attr -c ad9361-phy altvoltage0 frequency 245000000`
- ▶ **iio_readdev** : Read samples from an IIO device
 - `iio_readdev -u usb:1.100.5 -b 100000 cf-ad9361-lpc | pv > /dev/null`
- ▶ **iio_writedev** : Write samples to an IIO device
 - `iio_readdev -b 100000 cf-ad9361-lpc | iio_writedev -b 100000 cf-ad9361-dds-core-lpc`
- ▶ **iio_reg** : Read or write SPI, I2C and MMIO registers in an IIO device (useful to debug drivers)
 - `iio_reg adrv9009-phy 0`



What's next?



| Register | Address | Value | Description |
|-------------------|---------|-------|-------------------|
| SP1 Configuration | 0x00 | 0x00 | SP1 Configuration |
| SP1 Data | 0x01 | 0x00 | SP1 Data |
| SP1 Control | 0x02 | 0x00 | SP1 Control |
| SP1 Status | 0x03 | 0x00 | SP1 Status |
| SP1 Error | 0x04 | 0x00 | SP1 Error |
| SP1 Mode | 0x05 | 0x00 | SP1 Mode |
| SP1 Clock | 0x06 | 0x00 | SP1 Clock |
| SP1 Filter | 0x07 | 0x00 | SP1 Filter |
| SP1 Gain | 0x08 | 0x00 | SP1 Gain |
| SP1 Offset | 0x09 | 0x00 | SP1 Offset |




- ▶ **Scopy as generic IIO instrument**
 - Will replace OSC in future



qIQ Receiver

► qIQ Receiver

- 3rd party tool
- Windows application which provides receive capability for evaluating signal quality for transceiver and direct sampling chips from ADI
- qIQ Receiver is perfect for:
 - Evaluating the chip's performance using an external signal source
- Supports basically any TRX, MxFE, ADC with IIO driver support



"I want to **model and process data** using
familiar tools."
- **Modelling/Domain Expert**

MATLAB Simulink


MATLAB Simulink Integration

- ▶ Industry standard tools for streamlined workflow and development / integration process

- From concept to production


- ▶ Single environment for

- Hardware evaluation
- System simulation
- Algorithm development and validation
- Requirements verification
- Data streaming
- HDL & SW Code generation



- ▶ Model-Based Design

- Modeling and simulation of the RF signal chain
- Development, modeling, and simulation of communications algorithms
 - MATLAB and Simulink
 - GnuRadio
- Testing and verification of algorithms with real-world data
 - Streaming from RF hardware (hardware in the loop)
- Deployment of communications system to hardware for prototyping and production
 - Code generation and targeting



MATLAB: Advanced Application Level Support




- ▶ All components rely on libiio or tinyiio
- ▶ MATLAB data streaming and HDL/C/C++ targeting


 **ADI-TRX TOOLBOX**
ADI TRANSCEIVER TOOLBOX FOR MATLAB & SIMULINK

 **ADI-HSX TOOLBOX**
ADI HIGH SPEED CONVERTER TOOLBOX FOR MATLAB & SIMULINK

 **ADI-SENSOR TOOLBOX**
ADI ACCELEROMETER & GYROSCOPE TOOLBOX FOR MATLAB & SIMULINK

 **ADI-TOF TOOLBOX**
ADI TIME OF FLIGHT TOOLBOX FOR MATLAB & SIMULINK





ADALM-PLUTO Aka PlutoSDR

ADALM-PLUTO (PlutoSDR)

Platform to get familiar with ADI's SDR infrastructure, focus on streaming

- ▶ **Processor**
 - Dual core Arm® Cortex®-A9 (667 MHz each)
 - L1 cache: 32 kB instruction, 32 kB data
 - L2 cache: 512 kB
- ▶ **FPGA**
 - Artix®-7 fabric
 - 28k logic cells
 - 2.1 Mb block RAM
 - 80 DSP slices


Xilinx® XCZ7010

- ▶ 512 MB DDR3L
- ▶ 32 MB SPI Flash


- ▶ **Radio**
 - Up to 20 MHz RF bandwidth
 - 128-tap FIR filters for equalization
 - 325 MHz to 3800 MHz tuning range
 - 1 Rx, 1 Tx, half or full duplex

ADI AD9363

- ▶ 40 MHz TCVCXO ref clock with ±1 ppm stability
- ▶ USB 2.0 (OTG controller + PHY)
- ▶ Full Linux®-based reference design
- ▶ Fully integrated and tested system
- ▶ Weight: 114 g
- ▶ Size: 117 mm × 79 mm × 24 mm
- ▶ Component temperature rating: 10°C to 40°C
- ▶ Typical power consumption under 2 W
- ▶ SMA connectors: 2



Software, Programmable Logic & Hardware




Hands on section

1. What is SDR?
2. IIO Oscilloscope
3. Transmit and Receive a Complex Sinusoid in Python
 - Setup
 - Theory
 - Implementation and Results
4. Doppler Radar in GNU Radio
 - Setup
 - Theory
 - Implementation and Results
5. Binary Shift Keying in Python
 - Setup
 - Theory
 - Implementation and Results
6. Quadrature Shift Keying in GNU Radio
 - Setup
 - Theory
 - Implementation and Results
7. Receiving QPSK modulated Video with SDRs



1. What is SDR (Software Defined Radio)?

Reconfigurable, multipurpose radio:



Optimized only for a few applications (Super Heterodyne):

(Not SDR)



1. What is SDR (Software Defined Radio)?

▶ Designs are complex


- Multiple skillsets
- Multiple technologies

▶ Radio Developer needs

- Fast prototyping
 - Complete reference designs
 - antenna to MATLAB
 - Streaming
 - Targeting
 - Easy to use prototyping platforms
 - Complete workflows - easy to use toolchains
- Path to production
- Reduced system complexity
 - Hardware
 - Software
 - Mechanics
- **Reduced risk**

▶ Ease of use sometimes beats performance

- Many decisions are made by the system engineer in the prototyping stage



ADALM Pluto



Main Specs:

- **2x Tx and 2x Rx** ports 50 Ohm matched
- **LO Freq. Range:** 70MHz -> 6GHz
- **BW :** 56MHz
- **Sample rate:** 61.44MSPS; 14 bits
- **Interfaces:** USB2, UART



Jupiter



Main Specs:

- **2x Tx and 2x Rx** ports 50 Ohm matched
- **LO Freq. Range:** 30MHz -> 6GHz
- **BW :** 40MHz
- **Sample rate:** 61.44MSPS; 16 bits
- **Interfaces:** USB3, 1Gb Ethernet, Display Port, UART

Talise SOM



Main Specs:


- **4x Tx and 4x Rx** (expandable to 8 TRx)
- **LO Freq. Range:** 75MHz -> 6GHz
- **RX BW:** 200MHz, **TX BW:** 450MHz
- **Interfaces:** USB3, 1Gb Ethernet, Display Port, PCIe 3.0 ,SFP, QSFP, UART

2. IIO-Scope



Analog Devices Inc. Industrial I/O Oscilloscope
HEAD-g938d5a0
[Homepage](#)
Copyright Analog Devices, 2012-2022

- ▶ Capture and display data
 - Time domain (with trigger support)
 - Frequency domain
 - Constellation plot
 - Markers
 - Math operations




3. Transmit and receive a complex sinusoid with Python


What is a complex sinusoid?

▶ Real sinusoid: $e^{j2\pi ft} + e^{-j2\pi ft} = 2 \cos(2\pi ft)$

▶ Complex sinusoid: $e^{j2\pi ft} = \underbrace{\cos(2\pi ft)}_{\text{I (In phase)}} + j \underbrace{\sin(2\pi ft)}_{\text{Q (Quadrature phase)}}$



▶ Complex sinusoid (Constellation Plot):



3. Transmit and receive a complex sinusoid with Python

What is a PyADI-IIO?



- ▶ **PyADI-IIO** is a python abstraction module for ADI hardware with IIO drivers to make them easier to use. The libIIO interface although extremely flexible can be cumbersome to use due to the amount of boilerplate code required for even simple examples, especially when interfacing with buffers. This module has custom interfaces classes for specific parts and development systems which can generally, make them easier to understand and use. To get up and running with a device can be as simple as a few lines of code.

3. Transmit and receive a complex sinusoid with Python


- ▶ **Connect Rx and Tx using the SMA cable from the kit (as in the picture from below) and connect the Pluto to the PC using the USB Cable provided.**




- ▶ **Go to `~/Desktop/ftc23_sdr/python/python_loopback_sine_pluto.py` and open with Thonny Python IDE.**

3. Transmit and receive a complex sinusoid with Python

- ▶ **Open** ~/Desktop/ftc23_sdr/python/sinewave_loopback/python_loopback_sine_pluto.py:
- ▶ **What does this code do?**




- ▶ **What happens in the hardware?**



3. Transmit and receive a complex sinusoid with Python


► Code snippets:



```
6 #####
7 # Configure SDR #####
8 #####
9 sample_rate = 2e6 # Hz
10 center_freq = 915e6 # Hz
11 num_samps = 200*20 # number of samples per call to rx(), multiple of 200 to have full period of the sinewave
12
13 sdr = adi.Pluto("ip:192.168.2.1")
14 sdr.sample_rate = int(sample_rate)
15
16 # Config Tx
17 sdr.tx_rf_bandwidth = int(sample_rate) # filter cutoff, just set it to the same as sample rate
18 sdr.tx_lo = int(center_freq)
19 sdr.tx_hardwaregain_chan0 = -5 # Increase to increase tx power, valid range is -90 to 0 dB
20 sdr._tx_buffer_size = 200*10 # number of samples per call to tx()
21 sdr.tx_cyclic_buffer = True # Enable cyclic buffers
22
23 # Config Rx
24 sdr.rx_lo = int(center_freq)
25 sdr.rx_rf_bandwidth = int(sample_rate)
26 sdr.rx_buffer_size = num_samps
27 sdr.gain_control_mode_chan0 = 'manual'
28 sdr.rx_hardwaregain_chan0 = 10 # dB, increase to increase the receive gain, but be careful not to saturate the ADC
29 #####
30 #####
```

3. Transmit and receive a complex sinusoid with Python

► Code snippets:



```
33 # Create and plot a complex sinusoid #####
34 #####
35 # Parameters
36 frequency = 20000 # 20 kHz
37 amplitude = 2**14 # this is the full range of the DAC/ADC
38 # Calculate time values
39 t = np.arange(num_samps) / sample_rate
40 # Generate sinusoidal waveform
41 phase_shift = -np.pi/2 # Shift by -90 degrees
42 tx_samples = amplitude * (np.cos(2 * np.pi * frequency * t + phase_shift) + 1j*np.sin(2 * np.pi * frequency * t + phase_shift))
43
44 # Plot Tx time domain
45 plt.figure(1)
46 plt.plot(t, np.real(tx_samples), label = "I (Real)")
47 plt.plot(t, np.imag(tx_samples), label = "Q (Imag)")
48 plt.legend()
49 plt.title('Tx time domain')
50 plt.xlabel('Time (seconds)')
51 plt.ylabel('Amplitude')
52
53 # Calculate power spectral density (frequency domain version of signal)
54 psd = np.abs(np.fft.fftshift(np.fft.fft(tx_samples)))**2
55 psd_dB = 10*np.log10(psd)
56 f = np.linspace(sample_rate/-2, sample_rate/2, len(psd))
57 # Plot Tx freq domain
58 plt.figure(2)
59 plt.plot(f/1e6, psd_dB)
60 plt.xlabel("Frequency [MHz]")
61 plt.ylabel("PSD")
62 plt.title('Tx FFT')
63
64 # Constellation plot for the transmit data
65 plt.figure(3)
66 plt.plot(np.real(tx_samples), np.imag(tx_samples), '.')
67 plt.xlabel("I (Real) Sample Value")
68 plt.ylabel("Q (Imag) Sample Value")
69 plt.grid(True)
70 plt.title('Constellation Plot Tx')
```




Fig. 1




Fig. 2





Fig. 3

Constellation of a sinewave

3. Transmit and receive a complex sinusoid with Python


► Code snippets:



```
74 #####  
75 # Call Tx function to start transmission #####  
76 #####  
77 sdr.tx(tx_samples) # start transmitting  
78 #####  
79 #####
```

3. Transmit and receive a complex sinusoid with Python

► Code snippets:



```
86 #####
87 # Call Rx function to receive transmission and plot the data#####
88 #####
89 # Receive samples
90 rx_samples = sdr.rx()
91
92 # Stop transmitting
93 sdr.tx_destroy_buffer()
94
95 # Time values
96 t = np.arange(num_samps) / sample_rate
97
98 # Plot Rx time domain
99 plt.figure(4)
100 plt.plot(np.real(rx_samples), label = "I (Real)")
101 plt.plot(np.imag(rx_samples), label = "I (Real)")
102 plt.legend()
103 plt.title('Rx time domain')
104 plt.xlabel('Time (seconds)')
105 plt.ylabel('Amplitude')
106
107 # Calculate power spectral density (frequency domain version of signal)
108 psd = np.abs(np.fft.fftfreq(len(rx_samples), 1/sample_rate))**2
109 psd_dB = 10*np.log10(psd)
110 f = np.linspace(sample_rate/-2, sample_rate/2, len(psd))
111 # Plot Rx freq domain
112 plt.figure(5)
113 plt.plot(f/1e6, psd_dB)
114 plt.xlabel("Frequency [MHz]")
115 plt.ylabel("PSD")
116 plt.title('Rx FFT')
117
```

```
118 # Constellation plot for the transmit data
119 plt.figure(6)
120 plt.plot(np.real(rx_samples), np.imag(rx_samples), '.')
121 plt.xlabel("I (Real) Sample Value")
122 plt.ylabel("Q (Imag) Sample Value")
123 plt.grid(True)
124 plt.title('Constellation Plot Rx')
125 plt.show()
126 #####
127 #####
128
```




Fig. 4




Fig. 5




Fig. 6

3. Transmit and receive a complex sinusoid with Python

- ▶ Using PyADI-IIO you can reuse the code and run it on more expensive SDRs like Jupiter and Talise.


 **PyADI-IIO**
PYTHON FOR ADI INDUSTRIAL I/O DEVICES



ADALM-PLUTO
• AD9363
• Zynq®-7010



Jupiter
• ADRV9002
• ZynqMP-ZU3EG



ADRV9009-ZU11EG
• 2× ADRV9009
• ZynqMP-ZU11EG

4. Doppler Radar with GNU Radio

► What is GNU Radio?



- GNU Radio is a free & open-source software development toolkit that provides signal processing blocks to implement software radios. It can be used with readily-available low-cost external RF hardware to create software-defined radios, or without hardware in a simulation-like environment. It is widely used in research, industry, academia, government, and hobbyist environments to support both wireless communications research and real-world radio systems.

4. Doppler Radar with GNU Radio


- ▶ Connect the provided antennas to Rx and Tx of Pluto as depicted in the below picture and connect the Pluto to the PC using the USB Cable provided.




- ▶ In the terminal, run the command **"gnuradio-companion"** to open GNU Radio Companion.
- ▶ After the application opens, go to File -> Open ~/Desktop/ftc23_sdr/gnuradio/doppler_radar/doppler_radar.grc file

4. Doppler Radar with GNU Radio


Theory



$$\Delta f = f \frac{2 \cdot v}{c}$$





Transmitter



Pluto Interface Blocks


Implementation




5. Binary Shift Keying in Python

▶ **Binary Shift Keying is a type of Phase Modulation where the symbols transmitted are 0 and 1**

▶ **What is Phase Modulation?**



BPSK Constellation:



Symbols: 1 -> $1 + 0j$

0 -> $-1 + 0j$

- ▶ **Where is Phase Modulation used?**
 - ▶ GSM
 - ▶ Satellite Television
 - ▶ Wi-Fi
 - ▶ Many Others

▶ **What are the problems when demodulating PSK signals?**

- ▶ Phase Offset of LO at receiver
- ▶ Frequency Offset of LO at receiver
- ▶ Variation of these two with time, distance and temperature

(as we saw in the last application when frequency was varying with the change of distance)

▶ **Luckily, all these can be solved by software!**

5. Binary Shift Keying in Python

- ▶ **Connect Rx and Tx using the SMA cable from the kit (as in the picture from below) and connect the Pluto to the PC using the USB Cable provided.**




- ▶ **Go to `~/Desktop/python/bspk_loopback/bspk_pluto_loopback.py` and open with Thony Python IDE.**

5. Binary Shift Keying in Python


▶ Open `path/bpsk_pluto_loopback.py` with Thony IDE:

▶ What this code does?

▶ **Transmitter:**



▶ **Receiver:**



5. Binary Shift Keying in Python

► How we adjust the frequency offset?


► First square the received signal => all symbols $(s(t))^2$ will have a constant positive value

$$r^2(t) = s^2(t)e^{j4\pi f_o t}$$

```
# Coarse frequency adjustment  
samples_adjust = samples**2 # square the received signal to obtain 2* offset frequency
```

► Take the FFT and measure the peak => the measured peak will be at $2 * \text{offset_frequency}$

```
86 # Coarse frequency adjustment  
87 samples_adjust = samples**2 # square the received signal to obtain 2* offset frequency  
88 psd = np.fft.fftshift(np.abs(np.fft.fft(samples_adjust)))  
89 f = np.linspace(-fs/2.0, fs/2.0, len(psd))  
90 max_freq = f[np.argmax(psd)]  
91 Ts = 1/fs # calc sample period  
92 t = np.arange(0, Ts*len(samples), Ts) # create time vector  
93 samples = samples * np.exp(-1j*2*np.pi*max_freq*t/2.0)
```



► Apply frequency correction on received samples based on the above measurement

```
89 Ts = 1/fs # calc sample period  
90 t = np.arange(0, Ts*len(samples), Ts) # create time vector  
91 samples = samples * np.exp(-1j*2*np.pi*max_freq*t/2.0)
```

max_freq is the frequency where the peak power was measured

5. Binary Shift Keying in Python

- ▶ How do we select the right samples (Mueller and Muller clock recovery technique [])?
- ▶ In the below code, the variable “mu” represents the timing offset we have to add to 16sps because we have to select one from each 16 samples. For example, if $\mu = 2.43 \Rightarrow$ we have to shift the input by 2.43 samples.
- ▶ After a few iterations of the while loop, “mu” stabilizes and only the correct samples should be pulled.

```
#####  
# Select only the right samples and decimate #####  
#####  
samples_interpolated = signal.resample_poly(samples, 16, 1) # interpolation  
mu = 0 # initial estimate of phase of sample  
out = np.zeros(len(samples) + 10, dtype=complex)  
out_rail = np.zeros(len(samples) + 10, dtype=complex) # stores values, each iteration we need the previous  
# 2 values plus current value  
i_in = 0 # input samples index  
i_out = 2 # output index (let first two outputs be 0)  
while i_out < len(samples) and i_in+16 < len(samples):  
    #out[i_out] = samples[i_in + int(mu)] # grab what we think is the "best" sample  
    out[i_out] = samples_interpolated[i_in*16 + int(mu*16)]  
    out_rail[i_out] = int(np.real(out[i_out]) > 0) + 1j*int(np.imag(out[i_out]) > 0)  
    x = (out_rail[i_out] - out_rail[i_out-2]) * np.conj(out[i_out-1])  
    y = (out[i_out] - out[i_out-2]) * np.conj(out_rail[i_out-1])  
    mm_val = np.real(y - x)  
    mu += sps + 0.3*mm_val  
    i_in += int(np.floor(mu)) # round down to nearest int since we are using it as an index  
    mu = mu - np.floor(mu) # remove the integer part of mu  
    i_out += 1 # increment output index  
out = out[2:i_out] # remove the first two, and anything after i_out (that was never filled out)  
samples = out # only include this line if you want to connect this code snippet with the Costas Loop later on
```


5. Binary Shift Keying in Python

- ▶ How Fine Frequency Synchronization is done (Costas Loop)?
- ▶ It functions like a PLL. We multiply the real part of the sample (I) by the imaginary part (Q), and because Q should be equal to zero for BPSK, the error function is minimized when there is no phase or frequency offset that causes energy to shift from I to Q ($Q = 0$).


```
128 #####
129 # Fine frequency and phase adjustment (Costas Loop) #####
130 #####
131 N = len(samples)
132 phase = 0
133 freq = 0
134 # These next two params is what to adjust, to make the feedback loop faster or slower (which impacts stability)
135 alpha = 0.132
136 beta = 0.00932
137 out = np.zeros(N, dtype=complex)
138 freq_log = []
139
140 for repeat in range(1):
141     for i in range(N):
142         out[i] = samples[i] * np.exp(-1j*phase) # adjust the input sample by the inverse of the estimated phase offset
143         error = np.real(out[i]) * np.imag(out[i]) # This is the error formula for 2nd order Costas Loop (e.g. for BPSK)
144
145         # # Debugging output
146         # print(f"Iteration {i}: Phase={phase}, Freq={freq}, Error={error}")
147
148         # Advance the loop (recalc phase and freq offset)
149         freq += (beta * error)
150         freq_log.append(freq * fs / (2*np.pi)) # convert from angular velocity to Hz for logging
151         phase += freq + (alpha * error)
152
153         # Optional: Adjust phase so its always between 0 and 2pi, recall that phase wraps around every 2pi
154         while phase >= 2*np.pi:
155             phase -= 2*np.pi
156         while phase < 0:
157             phase += 2*np.pi
158 samples = out
```

5. Binary Shift Keying in Python


► Transmitter:



► Receiver:




► Create the array of bits (this is the data you want to transmit):



5. Binary Shift Keying in Python

► Transmitter:



► Receiver:




Fig. 2






Fig. 3



- Repeat each bit 16 times (interpolate) => 16sps
- For BPSK the data is complex ($Q = 0$)
- This is ideally what we want to obtain at receiver ($Q = 0$, constellation symbols: $-1+0j$; $1+0j$).

5. Binary Shift Keying in Python

► Transmitter:



► Receiver:




Fig. 4






Fig. 5




- This is what we get after receive.
- Observe the phase offset and frequency offset that needs to be corrected, $Q \neq 0$.

5. Binary Shift Keying in Python

► Transmitter:



► Receiver:



► After we adjust the frequency offset, we don't see so much of the frequency difference in the received signal, but the phase of the I and Q signals are still not right.

► Observe samples that fall in the middle due to inaccurate sampling.

► $Q \neq 0$

Fig. 6






Fig. 7




5. Binary Shift Keying in Python

► Transmitter:



► Receiver:



► After selecting the right samples, we get rid of the ones that fell in the middle of the constellation but a small phase and frequency offset is still present.

► $Q \neq 0$

Fig. 8






Fig. 9




5. Binary Shift Keying in Python

► Transmitter:



► Receiver:



► Observe that after fine tuning the frequency and the phase, we get the right samples with a few errors that appear before the Costas Loop locks onto the right frequency and phase.

► Now $Q = 0$.

Fig. 11






Fig. 12



5. Binary Shift Keying in Python

- ▶ Using PyADI-IIO you can reuse the code and run it on more expensive SDRs like Jupyter and Talise.


 **PyADI-IIO**
PYTHON FOR ADI INDUSTRIAL I/O DEVICES



ADALM-PLUTO
• AD9363
• Zynq®-7010



Jupiter
• ADRV9002
• ZynqMP-ZU3EG



ADRV9009-ZU11EG
• 2× ADRV9009
• ZynqMP-ZU11EG

6. Quadrature Shift Keying in GNU Radio


- ▶ **Connect the provided antennas to Rx of Pluto as depicted in the below picture and connect the Pluto to the PC using the USB Cable provided.**



- ▶ **In the terminal, run the command “gnuradio-companion” to open GNU Radio Companion.**
- ▶ **After the application opens, go to File -> Open add path to `qpsk_point_to_point_rx_console.grc` file**

6. Quadrature Shift Keying in GNU Radio

- ▶ QPSK is similar with BPSK but has more symbols.




Symbols: 00 $\rightarrow 0 + 0j$

01 $\rightarrow -1 + 1j$

10 $\rightarrow 1 - 1j$


11 $\rightarrow 1 + 1j$

- ▶ PSK with more than 4 symbols (here the amplitude is modulated too):



6. Quadrature Shift Keying in GNU Radio


- ▶ After opening `qpsk_point_to_point_rx_console.grc` file in GNU Radio Companion you should see this flowgraph:



- ▶ We will send you a set of hex values and you can receive them using your Pluto.

6. Quadrature Shift Keying in GNU Radio

► After running the `qpsk_point_to_point_rx_console.grc` flowgraph, you should see the set of values we transmitted on the console in GNU Radio Companion and on the terminal, as shown below:



The screenshot shows the GNU Radio Companion interface with a flowgraph for QPSK modulation. The flowgraph includes blocks for message sources, filters, and modulation stages. A terminal window at the bottom displays the following output:

```
***** VERBOSE PDU DEBUG PRINT *****  
pdu length = 9 bytes  
pdu vector contents =  
0000: 47 4e 55 fa 52 61 64 69 6f  
*****  
***** VERBOSE PDU DEBUG PRINT *****  
( )  
pdu length = 9 bytes  
pdu vector contents =  
0000: 47 4e 55 fa 52 61 64 69 6f  
*****  
***** VERBOSE PDU DEBUG PRINT *****  
( )  
pdu length = 9 bytes  
pdu vector contents =  
0000: 47 4e 55 fa 52 61 64 69 6f  
*****  
***** VERBOSE PDU DEBUG PRINT *****  
( )  
pdu length = 9 bytes  
pdu vector contents =  
0000: 47 4e 55 fa 52 61 64 69 6f  
*****  
***** VERBOSE PDU DEBUG PRINT *****  
( )  
pdu length = 9 bytes  
pdu vector contents =  
0000: 47 4e 55 fa 52 61 64 69 6f  
*****
```





The terminal window shows the following output:

```
GNU Radio Companion  
pdu vector contents =  
0000: 47 4e 55 fa 52 61 64 69 6f  
*****  
***** VERBOSE PDU DEBUG PRINT *****  
( )  
pdu length = 9 bytes  
pdu vector contents =  
0000: 47 4e 55 fa 52 61 64 69 6f  
*****  
***** VERBOSE PDU DEBUG PRINT *****  
( )  
pdu length = 9 bytes  
pdu vector contents =  
0000: 47 4e 55 fa 52 61 64 69 6f  
*****  
***** VERBOSE PDU DEBUG PRINT *****  
( )  
pdu length = 9 bytes  
pdu vector contents =  
0000: 47 4e 55 fa 52 61 64 69 6f  
*****  
***** VERBOSE PDU DEBUG PRINT *****  
( )  
pdu length = 9 bytes  
pdu vector contents =  
0000: 47 4e 55 fa 52 61 64 69 6f  
*****
```

7.Receiving QPSK modulated Video with SDRs

- ▶ Using Open Source software such as SDRangel, more complex tasks can be achieved such as receiving and displaying DATV (Digital Amateur Television).



7.Spectrum Paint

▶ Gnu radio - fosphor

- ▶ **In SDR, a lot of the signal-processing tasks are moved in software, resulting in a faster development time.**
- ▶ **The software is easily portable between our SDRs (Pluto, Jupiter, Talise) which allows for a lower cost system for prototyping (such as Pluto).**
- ▶ **There is a lot of open-source software and platforms that can accelerate the development of SDR systems.**
- ▶ **The same SDR hardware can be used in multiple applications that in the past needed separate hardware, resulting in a much lower cost of the system (for prototyping) and development resources.**

- [1] Pluto - <https://www.analog.com/en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/adalm-pluto.html>
- [2] Jupiter - <https://wiki.analog.com/resources/eval/user-guides/jupiter-sdr/hardware-overview>
- [3] Talise SOM - <https://www.analog.com/en/design-center/evaluation-hardware-and-software/evaluation-boards-kits/adrv9009-zu11eg.html>
- [4] T. F. Collins, R. Getz, Di Pu, A. M. Wyglinski,- Software-Defined Radio for Engineers,2018, ISBN-13: 978-1-63081-457-1.\
- [5] GNU Radio - <https://www.gnuradio.org/>
- [6] M. Lichtman, "PySDR" - <https://pysdr.org/>
- [7] T. F. Collins - https://www.gnuradio.org/grcon/grcon18/presentations/ADI_Transceivers_A_Deep_Dive/
- [8] J. Gallachio - <https://github.com/gallicchio/learnSDR>
- [9] SDRangel - <https://www.sdrangel.org/>
- [10] K. Mueller and M. Muller, "Timing recovery in digital synchronous data receivers," IEEE Trans. Commun., vol. C-24, no. 5, pp. 516-531, May 1976.
- [11] J. Costas, "Synchronous Communications," Proceedings of the IEEE, vol. 44, p. 1713-1718, 1956



Thank You!
*Please Remember to Rate this
Session in the Mobile App!*

Backup Slides

IIO Overview

- ▶ Linux kernel **I**ndustrial **I**nput / **O**utput framework
 - Not really just for Industrial I/O
 - All non-HID I/O
 - ADC, DAC, light, accelerometer, gyro, magnetometer, humidity, temperature, pressure, rotation, angular momentum, chemical, health, proximity, counters, etc.
- ▶ In the upstream Linux kernel for more than 10 years.
- ▶ Mailing list:
 - linux-iio@vger.kernel.org

<https://www.kernel.org/doc/html/latest/driver-api/iio/index.html>





Why use IIO for high-speed converter systems & SDR?




- ▶ Provides hardware abstraction layer
 - Allows sharing of infrastructure
 - Allows developers to focus on the solution
 - Allows application re-use

- ▶ Kernel drivers have low-level & low-latency access to hardware
 - MMIO
 - Interrupts
 - DMA
 - Memory
- ▶ IIO provides fast and efficient data transport
 - From device to application
 - From application to device
 - From device to network/storage

- ▶ Main structure
- ▶ Typically corresponds to a single physical hardware device
- ▶ Represented as directories in sysfs




- ▶ Describe hardware capabilities
- ▶ Allow to configure hardware features
 - SAMPLING_FREQUENCY
 - POWERDOWN
 - PLL_LOCKED
 - SYNC_DIVIDERS
 - etc.
- ▶ Represented as files in sysfs



```
# ls /sys/bus/iio/devices/  
iio:device0 iio:device1 iio:device2 iio:device3 iio:device4  
# cat /sys/bus/iio/devices/*/name  
adm1177  
ad9361-phy  
xadc  
cf-ad9361-dds-core-lpc  
cf-ad9361-lpc  
#
```

- ▶ Representation of a data channel
- ▶ Has direction, type, index and modifier
 - Direction
 - IN
 - OUT
 - Type
 - IIO_VOLTAGE
 - IIO_TEMP, etc.
 - Index
 - 0..N
 - Modifier
 - IIO_MOD_I, IIO_MOD_Q


- ▶ Channel Attributes provide additional information
 - RAW
 - SCALE
 - OFFSET
 - FREQUENCY
 - PHASE
 - HARDWAREGAIN
 - etc.



- ▶ Example: Read voltage from ADC Channel X in mV

- ▶ $VoltageX_mV = (in_voltageX_raw + in_voltageX_offset) * in_voltageX_scale$


Example Device: AD8366 VGA/PGA Gain Control




Shell Commands:

```
/sys/bus/iio/iio:device0 # cat name
ad8366-lpc
/sys/bus/iio/iio:device0 # echo 6 > out_voltage1_hardwaregain
/sys/bus/iio/iio:device0 # cat out_voltage1_hardwaregain
5.765000 dB
```

- ▶ Used for continuous data capture/transmit
- ▶ Channels can be enabled/disabled
- ▶ Channels specify their data layout
 - [belle]:[slu]bits/storagebitsXrepeat[>>shift]
- ▶ /dev/iio:deviceX allows read()/write() access
- ▶ Configuration using sysfs files
- ▶ Support for different buffer implementations
 - Software FIFO
 - DMA Buffer
 - Device specific buffer



- ▶ DMA is used to copy data from device to memory
- ▶ `mmap()` is used to make data available in the application
- ▶ Allows low overhead high-speed data capture
- ▶ Data is grouped into chunks (called DMA blocks) to manage ownership
 - Either application or driver/hardware owns a block
 - Samples per block are configurable
 - Number of blocks are configurable




- ▶ System library
- ▶ Abstracts away low level details of the IIO kernel ABI
 - Kernel ABI is designed to be simple and efficient
 - libiio focuses on ease of use
- ▶ Provides high-level C, C++, C# or Python programming interface to IIO (Language bindings)
 - Write your IIO application in your favorite language
- ▶ Cross Platform (Linux, Windows, MacOS X, BSD)
- ▶ Available as
 - Official DEBIAN package
 - RPM package
 - OpenEmbedded Layer meta-oe/libiio
 - Buildroot package
 - Windows or Mac OS X installer
 - Etc.

```
#!/usr/bin/env python
import iio

ctx = iio.Context()

for dev in ctx.devices:
    print dev.name
```




For more information:

<https://github.com/analogdevicesinc/libiio>


http://wiki.analog.com/resources/tools-software/linux-software/libiio_internals

<http://analogdevicesinc.github.io/libiio/>


- ▶ Support for backends
 - Backend takes care of low-level communication details
 - Provide the same API for applications
 - Transparent from the applications point of view
- ▶ Multiple backends
 - Local, directly uses the Linux kernel IIO ABI
 - Network, uses network protocol to talk to (remote) iiod server which uses it's local backend
 - USB, SERIAL
- ▶ Allows to create flexible and portable applications
 - Write once, deploy everywhere
 - E.g. develop application on PC, deploy on embedded system (SoC, FPGA)



- ▶ Allows multiplexing between multiple readers/writers
- ▶ Provides support for remote clients via:
 - TCP/IP
 - USB
 - Serial
- ▶ Applications do not need system level privileges
- ▶ Transparent from the applications point of view




- ▶ System library
- ▶ Abstracts away low level details of the IIO kernel ABI
 - Kernel ABI is designed to be simple and efficient
 - libiio focuses on ease of use
- ▶ Provides high-level C, C++, C# or Python programming interface to IIO (Language bindings)



```
rx = adi.AD9361.Rx('uri', 'ip:192.168.2.1');  
rx.channelCount = 2;  
rx.CenterFrequency = 2.4e9;  
rx.SamplingRate = 5e6;  
  
for k=1:10  
    valid = false;  
    while ~valid  
        [out, valid] = rx();  
    end  
end
```

```
ctx = iio_create_context_from_uri("ip:192.168.2.1");  
  
phy = iio_context_find_device(ctx, "ad9361-phy");  
  
iio_channel_attr_write_longlong(  
    iio_device_find_channel(phy, "altvoltage0", true),  
    "frequency",  
    2400000000); /* RX LO frequency 2.4GHz */  
  
iio_channel_attr_write_longlong(  
    iio_device_find_channel(phy, "voltage0", false),  
    "sampling_frequency",  
    5000000); /* RX baseband rate 5 MSPS */
```




For more information:

<https://github.com/analogdevicesinc/libiio>

http://wiki.analog.com/resources/tools-software/linux-software/libiio_internals

<http://analogdevicesinc.github.io/libiio/>

IIO - Architecture Summarized



Infrastructure

▶ Key Concepts:

- All components are open, supported, and documented (Not all by ADI – Industry Standards)
- Customers can take **all** or pieces of complete stack for end-product
- All components have a long maintenance model
- Released components have long history +10 years (customers already familiar)


▶ Design Strategy

- Provide starting point close to customer end system
 - Maximal reuse of components
 - Minimize learning between platforms
 - Justification through customer request and ROI
 - Be aware of ecosystem requirements
 - Leverage modern practices but minimize disruptive changes
 - Be transparent
 - Optimize for customer systems not internal development
- ▶ Supporting many customer system level use cases
 - ▶ Providing tools for debug
 - ▶ Meeting customer at their tools


Full Stack (IIO/Linux based) HDL Designs

- ▶ Common HDL across all IIO reference designs
- ▶ Full stack reference Designs include JESD204 physical layers (XCVR); link layers; and transport layers.
 - termination to DMA via a AXI-STREAM or FIFO interface
 - Runs across different Intel and Xilinx carriers
- ▶ Are designed to be disconnected to “insert custom signal processing”
 - Your modem, Your signals intelligence, etc
- ▶ Example designs show how to use MUX in different places in design, to stream debug data (I/Q samples, or payload (data buffers)) as IIO streams.
- ▶ Works with industry standard debug tools:
 - Xilinx Integrated Logic Analyzer
 - Intel Signal Tap
 - MathWorks HDL Verifier (in SoC Blockset)


Example block design for Single Link; M=8; L=4;




- ▶ We design and support interface logic for various ADI IC devices, encapsulating any and all obscure designs, to provide a **common, easy to understand** and **consistent interface** that is **portable** across **commonly available** FPGA devices and standard cell libraries.
 - Full stack IP cores to manage physical, link and transport layers, using standard interfaces. (AXI, FIFO)
 - Portable IP cores for Intel/Altera Quartus and Xilinx Vivado
 - Open source, documentation and support www.github.com/analogdevicesinc/hdl
 - Verilog HDL source files, Vivado and Intel constraint files
 - Updated and maintained to the latest versions of the tools
 - Tested and proven on various hardware platforms
 - Modular design, easy to use, scale, debug and customize



Modular Stack: Following the Industry




AD9081-FMCA-EBZ



ADQUADMXFE1EBZ

JESD204 Interface Framework

- ▶ System-level integrated HDL and software framework covering the whole stack
 - **Hardware:** Reference and rapid prototyping systems
 - **HDL:** Components for JESD204 protocol handling
 - **Software:** Drivers to manage clock-chips, converters and HDL
- ▶ Components have been co-designed for improved interoperability
- ▶ Key features
 - Automatic interface configuration based on application settings
 - High-level API
 - Dynamic re-configuration
 - Improved diagnostics
- ▶ ADI provides full stack reference designs
 - Works out of the box
 - Starting point for development of custom designs



| |
|--|
| Third Party Tool Integration Matlab/Simulink Python GNU Radio |
| Software Reference Designs Configures drivers for HDL and hardware reference design |
| Software System Libraries Provides unified interface (API) Implements common system tasks |
| Software Drivers Manages Hardware Components Manages HDL Components |
| HDL Reference Designs Instantiates HDL IP for hardware reference design |
| HDL IP Components Phy Layer Transport Layer Link Layer DMA |
| Hardware Reference Designs Rapid prototyping boards Evaluation boards |
| Hardware Components Converter Power Clockchip Analog Frontend |

Diagnostics (debugability)


- ▶ Statistical Eyescan, Bit-error-rate monitoring
 - Detect electrical signal integrity issues
- ▶ Clock rate monitoring for all system clocks
 - Detect bad clock wiring
 - Detect clock failures
- ▶ Initial lane sequence monitoring and verification
 - Detect lane swaps
- ▶ Lane arrival monitoring (relative to SYSREF)
 - Detect potential sources of non-deterministic latency
- ▶ SYSREF alignment monitoring
 - Detect SYSREF timing and configuration issues
- ▶ Continuous monitoring
 - Application is notified as soon as failure occurs

JESD204 Interface Framework



PyADI-JIF: JESD Interface Framework Configurator

- ▶ JESD204 and clock configuration solver and exploration tool
- ▶ Compliments ADI JESD Framework drivers and HDL IP
- ▶ Models converters, clock chips, and FPGAs together so all constraints are considered
- ▶ Supported parts include:
 - AD9680, AD9144, ADRV9009, AD9081/2, ...
 - AD9523-1, AD9528, HMC7044, LTC6952, ...
 - Xilinx FPGAs
 - More being added every day



```
import adjif

# Define system
sys = adjif.system("ad9144", "ad9523_1", "xilinx")

# Set Converter clocking requirements
sys.converter.sample_clock = 1e9
sys.converter.direct_clocking = False # use on-board PLL
sys.converter.L = 2
sys.converter.M = 4
sys.converter.N = 14
sys.converter.Np = 16


# Set FPGA clocking requirements
sys.fpga.setup_by_dev_kit_name("zc706")
sys.fpga.force_cp11 = True

# Set Clock requirements
sys.clock.vcxo = 125000000
sys.clock.r2 = 4 # Force divider value

sys.solve()
```

End-To-End Test Flow

- ▶ JIF Workflow is a connected set of tests that show full end-to-end configuration to deployment to HW
- ▶ System level acceptance test



PyADI-JIF
JESD204 FRAMEWORK CONFIGURATOR





PyADI-DT
DEVICETREE MANAGEMENT UTILITIES

Nebula (optional)



PyADI-IIO
PYTHON FOR ADI INDUSTRIAL I/O DEVICES



Thank You!
*Please Remember to Rate this
Session in the Mobile App!*